VxWorks 7: SMP Programming Features

Understand key concepts for SMP programming.

Limited availability | See below

rate limit

Code not recognized.

About this course

A number of the specialized features used in SMP programming are examined. These include spinlocks, read/write semaphores, core affinity, atomic operations, memory barriers and thread barriers.

Product: VxWorks 7
Based on: SR600
Applicable for: All VxWorks 7

Curriculum4 hr 15 min

  • Spinlock and Mutex Differences 0 hr 5 min
  • Spinlocks Available in VxWorks SMP 0 hr 5 min
  • Preview
    Demonstration of the Use of a Spinlock 0 hr 3 min
  • The Read/Write Semaphore 0 hr 5 min
  • CPU Core Affinity in SMP 0 hr 4 min
  • Atomic Operations in SMP 0 hr 4 min
  • Memory Barriers in SMP 0 hr 2 min
  • Thread Barriers in SMP 0 hr 4 min
  • Core Management in SMP 0 hr 4 min
  • The Core State and Idle Task in VxWorks SMP 0 hr 3 min
  • Quiz: SMP Programming Features 0 hr 15 min
  • Lab: Synchronizing Data in an SMP Environment 0 hr 50 min
  • Lab Solution: Synchronizing Data in an SMP Environment 0 hr 15 min
  • Lab: Synchronizing Data with Core Affinity and Core Reservation 0 hr 50 min
  • Lab Solution: Synchronizing Data with Core Affinity and Core Reservation 0 hr 17 min
  • Lab: Synchronizing with Message Queues 0 hr 25 min
  • Lab Solution: Synchronizing with Message Queues 0 hr 10 min
  • Lab: Synchronizing with Semaphores 0 hr 25 min
  • Lab Solution: Synchronizing with Semaphores 0 hr 8 min
  • Ask an Expert

About this course

A number of the specialized features used in SMP programming are examined. These include spinlocks, read/write semaphores, core affinity, atomic operations, memory barriers and thread barriers.

Product: VxWorks 7
Based on: SR600
Applicable for: All VxWorks 7

Curriculum4 hr 15 min

  • Spinlock and Mutex Differences 0 hr 5 min
  • Spinlocks Available in VxWorks SMP 0 hr 5 min
  • Preview
    Demonstration of the Use of a Spinlock 0 hr 3 min
  • The Read/Write Semaphore 0 hr 5 min
  • CPU Core Affinity in SMP 0 hr 4 min
  • Atomic Operations in SMP 0 hr 4 min
  • Memory Barriers in SMP 0 hr 2 min
  • Thread Barriers in SMP 0 hr 4 min
  • Core Management in SMP 0 hr 4 min
  • The Core State and Idle Task in VxWorks SMP 0 hr 3 min
  • Quiz: SMP Programming Features 0 hr 15 min
  • Lab: Synchronizing Data in an SMP Environment 0 hr 50 min
  • Lab Solution: Synchronizing Data in an SMP Environment 0 hr 15 min
  • Lab: Synchronizing Data with Core Affinity and Core Reservation 0 hr 50 min
  • Lab Solution: Synchronizing Data with Core Affinity and Core Reservation 0 hr 17 min
  • Lab: Synchronizing with Message Queues 0 hr 25 min
  • Lab Solution: Synchronizing with Message Queues 0 hr 10 min
  • Lab: Synchronizing with Semaphores 0 hr 25 min
  • Lab Solution: Synchronizing with Semaphores 0 hr 8 min
  • Ask an Expert